You searched for:

fpga jobs

Refine Search
Top Employers
4
2
6
4
4
6
6
6
4
4
6
1 - 6 of 6 Job(s)
Xilinx, Inc.
Keyskills: Sr. Application Engineer (C/C++, FPGA, Logic Design)
Summary: About us: Xilinx is the world's leading provider of All Programmable FPGAs, SoCs and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a br
Shanghai
5-7 years
Share
Posted : 3rd Mar 2017
Xilinx, Inc.
Keyskills: Sr. Application Engineer (C/C++, FPGA, Logic Design)
Summary: About us: Xilinx is the world's leading provider of All Programmable FPGAs, SoCs and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a br
Shanghai
5-7 years
Share
Posted : 3rd Mar 2017
ViShare Technology Limited
Keyskills: H.264,H.265,ffmpeg,Algorithm,Multithreading,codec porting,logic design,FPGA,IC design...
Summary: Port an H.265 C/C++ code to an embedded platform. Team work with hardware engineer to compromise between the video quality and hardware complexity. Benchmark video quality and profile the encode..
Hong Kong
0 years
Share
Posted : February 2017
ViShare Technology Limited
Keyskills: H.264,H.265,Algorithm,Multithreading,codec porting,logic design,FPGA,IC design,ASIC design
Summary: Port an H.265 C/C++ code to an embedded platform. Team work with hardware engineer to compromise between the video quality and hardware complexity. Benchmark video quality and profile the encode..
Hong Kong
0 years
Share
Posted : February 2017
ViShare Technology Limited
Keyskills: H.264,H.265,Algorithm,Multithreading,codec porting,logic design,FPGA,IC design,ASIC design
Summary: Port an H.265 C/C++ code to an embedded platform. Team work with hardware engineer to compromise between the video quality and hardware complexity. Benchmark video quality and profile the encode..
Hong Kong
0 years
Share
Posted : February 2017
ViShare Technology Limited
Keyskills: ASIC,logic design,FPGA,Design Compiler,RTL,logic synthesis,DFT,static timing analysis...
Summary: Perform RTL coding and write synthesis script while optimizing timing, gate count and power. Functional verification by simulation and FPGA emulation and check coverage. Interface with back-end ..
Hong Kong
0 years
Share
Posted : February 2017
 

You May Like

Get jobs in your inbox